ONE OF THE MOST DIFFICULT TASKS
CAD users face is the evaluation and comparison of different tools and algorithms. For commercial software purchasers, it is vital to understand how well a given tool does the required job and which of many possible choices is best for the kinds of problems a user will face. For the tool developer, whether in academia or industry, the efficiency of critical algorithms must be measured and compared to understand both tool behavior and progress over time.
Over the years, there have been many attempts to create and use neutral benchmarks for tool evaluation and comparison. Typically, a benchmark set consists of a collection of circuits in a common format, which attempt to represent a range of problems for evaluating algorithms and tools within an important problem domain. In principle, if everyone uses the same test cases to evaluate similar tools, it should be straightforward to compare resultsalthough this is rarely true in reality.
When using benchmark sets, or interpreting results, keep the following things in mind: It is easy to construct artificial cases in which the addition of a single gate to a large circuit has no effect at all, or another that reduces it to a tautology. It is much harder to predict the outcome of seemingly minor changes in real designs.
Several benchmark sets are widely used. The following summaries briefly describe some of the more important ones. In addition, advanced research is under way to develop synthetic benchmarks with carefully controlled properties, with the objective of studying scaling and perturbation effects. "The Last Byte" column in this issue discusses important results in this area. 
ACM/SIGDA design automation benchmarks

ITC'99 benchmarks
The goal of this set of benchmarks is to provide realistic example circuits to stress current automatic test-pattern generation (ATPG) algorithms, to provide impetus for the development of new automatic test-pattern generation and design for testability (DFT) algorithms, and to encourage research into fundamental DFT problems for large, complex designs.
The benchmarks in this set include the Politecnico di Torino benchmarks (described later) as well as a variety of complex design examples containing contemporary testability features. Six designs provide examples of multiphase clocking, scan chains, tristate buses, superscalar processor architectures, embedded memories, and digital signal processing architectures. Some well-known current design examples included in this set are picoJava (Sun Microsystems, http://www.sun.com/microelectronics/communitysource/picojava/), 2 the Carnegie Mellon University digital signal processor (modeled on the Motorola DSP56002, http:// www.ece.cmu.edu/~lowpower/benchmarks.htm l), and the Torch processor (http://www-flash. Stanford.edu/torch).
Location: University of Texas URL: http://www.cerc.utexas.edu/itc99-benchmarks/bench.html
Politecnico di Torino benchmarks
These high-level benchmarks are represented in synthesizable register transfer level (RTL) VHSIC hardware description language (VHDL) (following the Synopsys Design Compiler description styles). Descriptions do not contain compiler specific directives and make use only of the IEEE-standard logic and arithmetic pack-ages. All circuits are completely synchronous with one single-phase clock signal directly connected to all memory elements. A global reset signal is always available. No internal memories (except register banks), three-state buses, or wired connections are present.
VHDL RT-level descriptions range from a small, monolithic circuit (1 entity, 1 process, 70 lines) to a large, multi-entity, multiprocess one (11 entities, 33 processes, 1,424 lines). At the gate-level, netlists range from an s27-sized circuit (2 inputs, 29 gates, 4 flip-flops, 150 faults) to a circuit more than three times larger than S38584, the largest circuit in ISCAS 89 benchmark set (37 inputs, 69,917 gates, 3,320 flipflops, 429,712 faults).
Location: Politecnico di Torino URL: http://www.cad.polito.it/tools/itc99.html
Analog and mixed signal benchmark circuits
The IEEE Mixed-Signal Technical Activity Committee sponsored the development of this set of circuits, introduced at ITC'97, 3 to further the development of analog and mixed-signal fault modeling, test development, design for test, scan test, and built-in self-test. One of the major challenges in developing meaningful benchmarks for analog and mixed-signal designs is the criticality of process information, which is typically proprietary. An important feature of this benchmark set is the inclusion of actual process data for Mitel Semiconductor's 1.5-and 1.2-micron complementary metaloxide semiconductor processes.
The circuits in the set are represented by their specification, schematic diagram, HSpice netlist, simulation results, process information, and in some cases, their test procedures, automatic test equipment requirements, and other test-related information. The set currently includes an amplifier, filters, an analog/digital converter, a phase-locked loop, and switches. Additional circuits will be added to the set, if sufficient process information can be made available to assure repeatability of results.
Location 
